Part Number Hot Search : 
AZ3266X FR104 T111019 USD170 IDTQS H0010 PST3134 SD1553C
Product Description
Full Text Search
 

To Download LTC6800HDDTR Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  ltc6800 1 sn6800 6800fas the ltc ? 6800 is a precision instrumentation amplifier. the cmrr is typically 116db with a single 5v supply and is independent of gain. the input offset voltage is guaran- teed below 100 m v with a temperature drift of less than 250nv/ c. the ltc6800 is easy to use; the gain is adjust- able with two external resistors, like a traditional op amp. the ltc6800 uses charge balanced sampled data tech- niques to convert a differential input voltage into a single ended signal that is in turn amplified by a zero-drift operational amplifier. the differential inputs operate from rail-to-rail and the single ended output swings from rail-to-rail. the ltc6800 is available in an ms8 surface mount package. for space limited applications, the ltc6800 is available in a 3mm 3mm 0.8mm dual fine pitch leadless package (dfn). n thermocouple amplifiers n electronic scales n medical instrumentation n strain gauge amplifiers n high resolution data acquisition n 116db cmrr independent of gain n maximum offset voltage: 100 m v n maximum offset voltage drift: 250nv/ c n C40 c to 125 c operation n rail-to-rail input range n rail-to-rail output swing n supply operation: 2.7v to 5.5v n available in an ms8 and 3mm 3mm 0.8mm dfn packages rail-to-rail input and output, instrumentation amplifier , ltc and lt are registered trademarks of linear technology corporation. + ltc6800 4 5 6 7 out 100mv/a of load current 10k 1.5m 0.1 f 150 6800 ta01 i load 8 2 v regulator 3 load input common mode voltage (v) 0 ?5 v os ( v) ?0 ? 0 5 15 0.5 1 1.5 2 6800 ta02 2.5 3 10 v s = 3v v ref = 0v t a = 25 c g = 1000 g = 100 g = 10 g = 1 high side power supply current sense typical input referred offset vs input common mode voltage (v s = 3v) descriptio u features applicatio s u typical applicatio u
ltc6800 2 sn6800 6800fas top view dd package 8-lead (3mm 3mm) plastic dfn 5 6 7 8 4 3 2 1 nc ?n +in v v + out rg ref total supply voltage (v + to v C ) .............................. 5.5v input current ...................................................... 10ma ? v in + C v ref ? ........................................................ 5.5v ? v in C C v ref ? ........................................................ 5.5v output short circuit duration .......................... indefinite absolute axi u rati gs w ww u (note 1) 1 2 3 4 nc ?n +in v 8 7 6 5 v + out rg ref top view ms8 package 8-lead plastic msop package/order i for atio uu w order part number dd part marking t jmax = 125 c, q ja = 160 c/w underside metal internally connected to v C (pcb connection optional) laep ltc6800hdd consult ltc marketing for parts specified with wider operating temperature ranges. order part number ms8 part marking t jmax = 150 c, q ja = 200 c/w ltade ltc6800hms8 operating temperature range (note 7) ................................................ C 40 c to 125 c storage temperature range ms8 package ................................... C 65 c to 150 c dd package ...................................... C 65 c to 125 c lead temperature (soldering, 10 sec).................. 300 c electrical characteristics the l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at t a = 25 c. v + = 3v, v C = 0v, ref = 200mv. output voltage swing is referenced to v C . all other specifications reference the out pin to the ref pin. parameter conditions min typ max units input offset voltage (note 2) v cm = 200mv 100 m v average input offset drift (note 2) t a = C40 c to 85 c l 250 nv/ c t a = 85 c to 125 c l C1 C2.5 m v/ c common mode rejection ratio a v = 1, v cm = 0v to 3v l 85 113 db (notes 4, 5) integrated input bias current (note 3) v cm = 1.2v 4 10 na integrated input offset current (note 3) v cm = 1.2v 1 3 na input noise voltage dc to 10hz 2.5 m v p-p power supply rejection ratio (note 6) v s = 2.7v to 5.5v l 110 116 db output voltage swing high r l = 2k to v C l 2.85 2.94 v r l = 10k to v C l 2.95 2.98 v output voltage swing low l 20 mv gain error a v = 1 0.1 % gain nonlinearity a v = 1 100 ppm
ltc6800 3 sn6800 6800fas supply current no load l 1.2 ma internal op amp gain bandwidth 200 khz slew rate 0.2 v/ m s internal sampling frequency 3khz the l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at t a = 25 c. v + = 3v, v C = 0v, ref = 200mv. output voltage swing is referenced to v C . all other specifications reference the out pin to the ref pin. parameter conditions min typ max units note 1: absolute maximum ratings are those values beyond which the life of a device may be impaired. note 2: these parameters are guaranteed by design. thermocouple effects preclude measurement of these voltage levels in high speed automatic test systems. v os is measured to a limit determined by test equipment capability. note 3: if the total source resistance is less than 10k, no dc errors result from the input bias currents or the mismatch of the input bias currents or the mismatch of the resistances connected to Cin and +in. note 4: the cmrr with a voltage gain, a v , larger than 10 is 120db (typ). note 5: at temperatures above 70 c, the common mode rejection ratio lowers when the common mode input voltage is within 100mv of the supply rails. note 6: the power supply rejection ratio (psrr) measurement accuracy depends on the proximity of the power supply bypass capacitor to the device under test. because of this, the psrr is 100% tested to relaxed limits at final test. however, their values are guaranteed by design to meet the data sheet limits. note 7: the ltc6800h is guaranteed functional over the operating temperature range of C40 c to 125 c. specifications over the C40 c to 125 c range (denoted by l ) are assured by design and characterization but are not tested or qa sampled at these temperatures. electrical characteristics the l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at t a = 25 c. v + = 5v, v C = 0v, ref = 200mv. output voltage swing is referenced to v C . all other specifications reference the out pin to the ref pin. parameter conditions min typ max units input offset voltage (note 2) v cm = 200mv 100 m v average input offset drift (note 2) t a = C40 c to 85 c l 250 nv/ c t a = 85 c to 125 c l C1 C2.5 m v/ c common mode rejection ratio a v = 1, v cm = 0v to 5v l 85 116 db (notes 4, 5) integrated input bias current (note 3) v cm = 1.2v 4 10 na integrated input offset current (note 3) v cm = 1.2v 1 3 na power supply rejection ratio (note 6) v s = 2.7v to 5.5v l 110 116 db output voltage swing high r l = 2k to v C l 4.85 4.94 v r l = 10k to v C l 4.95 4.98 v output voltage swing low l 20 mv gain error a v = 1 0.1 % gain nonlinearity a v = 1 100 ppm supply current no load l 1.3 ma internal op amp gain bandwidth 200 khz slew rate 0.2 v/ m s internal sampling frequency 3khz
ltc6800 4 sn6800 6800fas typical perfor a ce characteristics uw input offset voltage vs input common mode voltage input common mode voltage (v) 0 input offset voltage ( v) 15 10 5 0 ? ?0 ?5 0.5 1.0 1.5 2.0 6800 g01 2.5 3.0 v s = 3v v ref = 0v t a = 25 c g = 1000 g = 100 g = 10 g = 1 input offset voltage vs input common mode voltage input offset voltage vs input common mode voltage input common mode voltage (v) 0 input offset voltage ( v) 15 10 5 0 ? ?0 ?5 1 234 2053 g02 5 v s = 5v v ref = 0v t a = 25 c g = 1000 g = 100 g = 1 g = 10 input common mode voltage (v) input offset voltage ( v) 20 15 10 5 0 ? ?0 ?5 ?0 6800 g03 0 0.5 1.0 1.5 2.0 2.5 3.0 v s = 3v v ref = 0v g = 10 t a = 25 c t a = 70 c t a = ?5 c input offset voltage vs input common mode voltage input common mode voltage (v) 0 input offset voltage ( v) 20 15 10 5 0 ? ?0 ?5 ?0 1 234 6800 g04 5 v s = 5v v ref = 0v g = 10 t a = 25 c t a = ?5 c t a = 70 c input offset voltage vs input common mode voltage, 85 c t a 125 c input offset voltage vs input common mode voltage, 85 c t a 125 c input common mode voltage (v) input offset voltage ( v) 60 40 20 0 ?0 ?0 ?0 6800 g05 0 0.5 1.0 1.5 2.0 2.5 3.0 v s = 3v v ref = 0v g = 10 t a = 85 c t a = 125 c input common mode voltage (v) 0 input offset voltage ( v) 60 40 20 0 ?0 ?0 ?0 6800 g06 0 1 234 5 v s = 5v v ref = 0v g = 10 t a = 85 c t a = 125 c additional input offset due to input r s vs input common mode (c in < 100pf) input common mode voltage (v) 0 additional offset error ( v) 60 40 20 0 ?0 ?0 ?0 0.5 1.0 1.5 2.0 6800 g07 2.5 3.0 v s = 3v v ref = 0v r + = r ? = r s c in < 100pf g = 10 t a = 25 c r s = 0k r s = 20k r s = 10k r s = 5k + r s r s small c in r s = 15k additional input offset due to input r s vs input common mode (c in < 100pf) additional input offset due to input r s mismatch vs input common mode (c in < 100pf) input common mode voltage (v) 0 additional offset error ( v) 30 20 10 0 ?0 ?0 ?0 1 234 6800 g08 5 v s = 5v v ref = 0v r in + = r in ? = r s c in < 100pf g = 10 t a = 25 c r s = 20k r s = 15k r s = 10k r s = 5k + r s r s small c in input common mode voltage (v) 0 additional offset error ( v) 0.5 1.0 1.5 2.0 6800 g09 2.5 3.0 50 40 30 20 10 0 ?0 ?0 ?0 ?0 ?0 v s = 3v v ref = 0v c in < 100pf g = 10 t a = 25 c r + = 0k, r = 10k r + = 0k, r = 15k r + = 0k, r = 5k + r + r small c in r + =15k, r = 0k r + = 5k, r = 0k r + = 10k, r = 0k
ltc6800 5 sn6800 6800fas typical perfor a ce characteristics uw additional input offset due to input r s mismatch vs input common mode (c in < 100pf) additional input offset due to input r s vs input common mode (c in > 1 m f) additional input offset due to input r s vs input common mode (c in > 1 m f) input common mode voltage (v) 0 additional offset error ( v) 1 234 6800 g10 5 40 30 20 10 0 ?0 ?0 ?0 ?0 v s = 5v v ref = 0v c in < 100pf g = 10 t a = 25 c r in + = 0k, r in = 20k r in + = 0k, r in = 15k r in + = 0k, r in = 10k r in + = 10k, r in = 0k + r + r small c in r in + = 15k, r in = 0k r in + = 20k, r in = 0k input common mode voltage (v) 0 additional offset error ( v) 0.5 1.0 1.5 2.0 6800 g11 2.5 3.0 40 30 20 10 0 ?0 ?0 ?0 ?0 v s = 3v v ref = 0v r + = r = r s c in > 1 f g = 10 t a = 25 c r s = 15k r s = 10k r s = 5k + r s r s big c in input common mode voltage (v) 0 additional offset error ( v) 70 50 30 10 ?0 ?0 ?0 ?0 1 234 6800 g12 5 v s = 5v v ref = 0v r + = r = r s c in > 1 f g = 10 t a = 25 c r s = 500 r s = 10k r s = 1k r s = 5k + r s r s big c in additional input offset due to input r s mismatch vs input common mode (c in > 1 m f) offset voltage vs temperature input common mode voltage (v) additional offset error ( v) 6800 g13 200 150 100 50 0 ?0 ?00 ?50 ?00 0 0.5 r + = 0 , r = 1k r + = 1k, r = 0 r + = 100 , r = 0 r + = 0 , r = 500 1.0 1.5 2.0 2.5 3.0 v s = 3v v ref = 0v t a = 25 c g = 10 r + = 0 , r = 100 + c in big r + r r + = 500 , r = 0 input common mode voltage (v) 0 additional offset error ( v) ?0 0 50 3 5 6800 g14 ?00 ?50 200 12 4 100 150 200 r + = 0 , r = 100 r + = 0 , r = 500 r + = 0 , r = 1k r + = 100 , r = 0 r + = 1k, r = 0 v s = 5v v ref = 0v t a = 25 c g = 10 + c in big r + r r + = 500 , r = 0 ?0 input offset voltage ( v) 80 60 40 20 0 ?0 ?0 ?0 ?0 temperature ( c) 100 6800 g15 050 25 25 75 125 v s = 3v v s = 5v v os vs v ref v ref (v) 0 v os ( v) 30 20 10 0 ?0 ?0 ?0 6800 g16 1 2 34 v s = 3v v s = 5v v in + = v in = ref g = 10 t a = 25 c output voltage (v) ?.4 nonlinearity (ppm) 10 8 6 4 2 0 ? ? ? ? ?0 ?.4 0.4 0.1 6800 g17 ?.9 0.9 0.6 1.1 1.6 v s = 2.5v v ref = 0v g = 1 r l = 10k t a = 25 c output voltage (v) ?.4 nonlinearity (ppm) 10 8 6 4 2 0 ? ? ? ? ?0 ?.4 0.4 6800 g18 0.6 1.6 2.6 v s = 2.5v v ref = 0v g = 10 r l = 10k t a = 25 c gain nonlinearity, g = 1 gain nonlinearity, g = 10 additional input offset due to input r s mismatch vs input common mode (c in > 1 m f)
ltc6800 6 sn6800 6800fas typical perfor a ce characteristics uw cmrr vs frequency input voltage noise density vs frequency frequency (hz) 1 cmrr (db) 120 120 110 100 90 80 70 10 100 1000 6800 g19 v s = 3v, 5v v in = 1v p-p t a = 25 c + r + r r + = r = 1k r + = r = 10k r + = 10k, r = 0 r + = 0 , r = 10k frequency (hz) 1 input referred noise density (nv/ hz) 300 250 200 150 100 50 0 10 100 1000 10000 6800 g20 g = 10 t a = 25 c v s = 5v v s = 3v input referred noise in 10hz bandwidth time (s) ? input reffered noise voltage ( v) 3 2 1 0 ? ? ? ? ? 1 3 6800 g21 5 v s = 3v t a = 25 c output voltage swing vs output current supply current vs supply voltage input referred noise in 10hz bandwidth time (s) ? input reffered noise voltage ( v) 3 2 1 0 ? ? ? ? ? 1 3 6800 g22 5 v s = 5v t a = 25 c output current (ma) 0.01 output voltage swing (v) 0.1 110 6800 g23 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0 t a = 25 c v s = 5v, sourcing v s = 3v, sourcing v s = 5v, sinking v s = 3v, sinking supply voltage (v) 2.5 supply current (ma) 6800 g24 4.5 3.5 5.5 6 1.00 0.95 0.90 0.85 0.80 0.75 0.70 0.65 0.60 t a = 55 c t a = 85 c t a = 125 c t a = 0 c settling time vs gain internal clock frequency vs supply voltage low gain settling time vs settling accuracy settling accuracy (%) 0.0001 settling time (ms) 6800 g25 0.001 0.01 0.1 8 7 6 5 4 3 2 1 0 v s = 5v dv out = 1v g < 100 t a = 25 c gain (v/v) 1 settling time (ms) 35 30 25 20 15 10 5 0 10 100 1000 10000 6800 g26 v s = 5v dv out = 1v 0.1% accuracy t a = 25 c supply voltage (v) 2.5 clock frequency (khz) 6800 g27 4.5 5.5 6 3.5 3.40 3.35 3.30 3.25 3.20 3.15 3.10 t a = 55 c t a = 85 c t a = 125 c t a = 25 c
ltc6800 7 sn6800 6800fas nc (pin 1): not connected. Cin (pin 2): inverting input. +in (pin 3): noninverting input. v C (pin 4): negative supply. ref (pin 5): voltage reference (v ref ) for amplifier output. pi fu ctio s uuu rg (pin 6): inverting input of internal op amp. with a resistor, r2, connected between the out pin and the rg pin and a resistor, r1, between the rg pin and the ref pin, the dc gain is given by 1 + r2 / r1. out (pin 7): amplifier output. v out = gain (v +in C v Cin ) + v ref v + (pin 8): positive supply. block diagra w + c h out 6800 bd 4 v 5 ref 6 rg 8 v + 3 +in 2 ?n c s 7
ltc6800 8 sn6800 6800fas where v +in and v Cin are the voltages of the +in and Cin pins respectively, v ref is the voltage at the ref pin and v + is the positive supply voltage. for example, with a 3v single supply and a 0v to 100mv differential input voltage, v ref must be between 0v and 1.6v. settling time the sampling rate is 3khz and the input sampling period during which c s is charged to the input differential voltage v in is approximately 150 m s. first assume that on each input sampling period, c s is charged fully to v in . since c s = c h (= 1000pf), a change in the input will settle to n bits of accuracy at the op amp noninverting input after n clock cycles or 333 m s(n). the settling time at the out pin is also affected by the settling of the internal op amp. since the gain bandwidth of the internal op amp is typically 200khz, the settling time is dominated by the switched capacitor front end for gains below 100 (see typical performance characteristics). applicatio s i for atio wu u u theory of operation the ltc6800 uses an internal capacitor (c s ) to sample a differential input signal riding on a dc common mode voltage (see block diagram). this capacitors charge is transferred to a second internal hold capacitor (c h ) trans- lating the common mode of the input differential signal to that of the ref pin. the resulting signal is amplified by a zero-drift op amp in the noninverting configuration. the rg pin is the negative input of this op amp and allows external programmability of the dc gain. simple filtering can be realized by using an external capacitor across the feedback resistor. input voltage range the input common mode voltage range of the ltc6800 is rail-to-rail. however, the following equation limits the size of the differential input voltage: v C (v +in C v Cin ) + v ref v + C 1.3 + + v d v +in v ?n 3 8 5v 4 5 6 7 2 6800 f01 0v < v +in < 5v 0v < v ?n < 5v 0v < v d < 3.7v v out = v d single supply, unity gain figure 1
ltc6800 9 sn6800 6800fas applicatio s i for atio wu u u input current whenever the differential input v in changes, c h must be charged up to the new input voltage via c s . this results in an input charging current during each input sampling period. eventually, c h and c s will reach v in and, ideally, the input current would go to zero for dc inputs. in reality, there are additional parasitic capacitors which disturb the charge on c s every cycle even if v in is a dc voltage. for example, the parasitic bottom plate capacitor on c s must be charged from the voltage on the ref pin to the voltage on the Cin pin every cycle. the resulting input charging current decays exponentially during each input sampling period with a time constant equal to r s c s . if the voltage disturbance due to these currents settles before the end of the sampling period, there will be no errors due to source resistance or the source resistance mis- match between Cin and +in. with r s less than 10k, no dc errors occur due to this input current. in the typical performance characteristics section of this data sheet, there are curves showing the additional error from nonzero source resistance in the inputs. if there are no large capacitors across the inputs, the amplifier is less sensitive to source resistance and source resistance mis- match. when large capacitors are placed across the in- puts, the input charging currents described above result in larger dc errors, especially with source resistor mis- matches. power supply bypassing the ltc6800 uses a sampled data technique and therefore contains some clocked digital circuitry. it is therefore sen- sitive to supply bypassing. a 0.1 m f ceramic capacitor must be connected between pin 8 (v + ) and pin 4 (v C ) with leads as short as possible.
ltc6800 10 sn6800 6800fas typical applicatio s u precision ? 2 6800 ta03 + 4 5 6 7 v out 5v ltc6800 8 3 2 0.1 f v in 0.1 f 1k v out = v in 2 6800 ta04 + 4 5 6 7 2.5v ltc6800 8 3 2 0.1 f 0.1 f 0.1 f 2.5v v in v out v out = 2 v in v in 6800 ta05 + 4 5 6 7 2.5v ltc6800 8 3 2 0.1 f 0.1 f 2.5v v out v out = v in precision doubler (general purpose) precision inversion (general purpose)
ltc6800 11 sn6800 6800fas package descriptio u ms8 package 8-lead plastic msop (reference ltc dwg # 05-08-1660) msop (ms8) 0603 0.53 0.152 (.021 .006) seating plane note: 1. dimensions in millimeter/(inch) 2. drawing not to scale 3. dimension does not include mold flash, protrusions or gate burrs. mold flash, protrusions or gate burrs shall not exceed 0.152mm (.006") per side 4. dimension does not include interlead flash or protrusions. interlead flash or protrusions shall not exceed 0.152mm (.006") per side 5. lead coplanarity (bottom of leads after forming) shall be 0.102mm (.004") max 0.18 (.007) 0.254 (.010) 1.10 (.043) max 0.22 ?0.38 (.009 ?.015) typ 0.127 0.076 (.005 .003) 0.86 (.034) ref 0.65 (.0256) bsc 0 ?6 typ detail ? detail ? gauge plane 12 3 4 4.90 0.152 (.193 .006) 8 7 6 5 3.00 0.102 (.118 .004) (note 3) 3.00 0.102 (.118 .004) (note 4) 0.52 (.0205) ref 5.23 (.206) min 3.20 ?3.45 (.126 ?.136) 0.889 0.127 (.035 .005) recommended solder pad layout 0.42 0.038 (.0165 .0015) typ 0.65 (.0256) bsc information furnished by linear technology corporation is believed to be accurate and reliable. however, no responsibility is assumed for its use. linear technology corporation makes no represen- tation that the interconnection of its circuits as described herein will not infringe on existing patent rights. 3.00 0.10 (4 sides) note: 1. drawing to be made a jedec package outline m0-229 variation of (weed-1) 2. all dimensions are in millimeters 3. dimensions of exposed pad on bottom of package do not include mold flash. mold flash, if present, shall not exceed 0.15mm on any side 4. exposed pad shall be solder plated 0.38 0.10 bottom view?xposed pad 1.65 0.10 (2 sides) 0.75 0.05 r = 0.115 typ 2.38 0.10 (2 sides) 1 4 8 5 pin 1 top mark 0.200 ref 0.00 ?0.05 (dd8) dfn 0203 0.28 0.05 2.38 0.05 (2 sides) recommended solder pad pitch and dimensions 1.65 0.05 (2 sides) 2.15 0.05 0.50 bsc 0.675 0.05 3.5 0.05 package outline 0.28 0.05 0.50 bsc dd package 8-lead plastic dfn (3mm 3mm) (reference ltc dwg # 05-08-1698)
ltc6800 12 sn6800 6800fas ? linear technology corporation 2002 lt/tp 0903 1k ? printed in usa related parts part number description comments ltc1100 precision zero drift instrumentation amplifier fixed gains of 10 or 100, 10 m v offset, 50pa input bias current lt ? 1101 precision, micropower, single supply instrumentation amplifier fixed gains of 10 or 100, i s < 105 m a lt1167 single resistor gain programmable, precision instrumentation amplifier single gain set resistor: g = 1 to 10,000, low noise: 7.5nv ? hz lt1168 low power single resistor gain programmable, i supply = 530 m a precision instrumentation amplifier ltc1043 dual precision instrumentation switched-capacitor building block rail-to-rail input, 120db cmrr lt1789-1 single supply, rail-to-rail output, micropower instrumentation amplifier i supply = 80 m a maximum ltc2050 zero-drift operation amplifier sot-23 package, 3 m v max v os , 30nv/ c max drift ltc2051 dual zero-drift operational amplifier ms8 package, 3 m v max v os , 30nv/ c max drift ltc2052 quad zero-drift operational amplifier gn-16 package, 3 m v max v os , 30nv/ c max drift ltc2053 single supply, zero drift, rail-to-rail input and output instrumentation amplifier ms8 package, 10 m v max v os , 50nv/ c max drift linear technology corporation 1630 mccarthy blvd., milpitas, ca 95035-7417 (408) 432-1900 l fax: (408) 434-0507 l www.linear.com u typical applicatio differential bridge amplifier + C ltc6800 2 3 7 8 0.1 f 3v r < 10k 4 5 6 r2 10k 6800 ta06 out 0.1 f r1 10 gain = 1 + r2 r1


▲Up To Search▲   

 
Price & Availability of LTC6800HDDTR

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X